10.2. Clocks and resets

The clock and reset signals of the ETB are:

atclk

ATB interface clock. This is the main clock for the ETB, and is used to drive the RAM.

atclken

ATB interface clock enable.

atresetn

ATB interface active LOW reset. This is asynchronously asserted and must be synchronously deasserted.

pclkdbg

APB interface clock.

pclkendbg

APB interface clock enable

presetdbgn

APB interface active LOW reset. This is asynchronously asserted and must be synchronously deasserted.

The ETB requires the atclk and pclkdbg clock domains to be synchronous to each other. pclkdbg must be equivalent to, or an integer division of, atclk. An external asynchronous bridge can be used to bridge to an asynchronous domain if required.

Copyright © 2011-2013 ARM. All rights reserved.ARM DDI 0480F
Non-ConfidentialID100313