ARM CoreSight SoC-400 Technical Reference ManualRevision: r3p1
Home > Programmers Model > CTI register descriptions > CTI Channel to Trigger 0 Enable register

3.15.14. CTI Channel to Trigger 0 Enable register

The CTIOUTEN0 register characteristics are:

Purpose

Defines which channels can generate a ctitrigout[0] output. There is a bit for each of the four channels implemented. This register affects the mapping from application trigger to trigger outputs.

Usage constraints

There are no usage constraints.

Configurations

This register is available in all configurations.

Attributes

See the register summary in Table 3.151.

Figure 3.156 shows the bit assignments.

Figure 3.156. CTIOUTEN0 register bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 3.165 shows the bit assignments.

Table 3.165. CTIOUTEN0 register bit assignments

BitsNameFunction
[31:4]Reserved

-

[3:0]TRIGOUTEN

Enables a cross trigger event to ctitrigout when the corresponding channel is activated. There is one bit of the field for each of the four channels. On writes, for each bit

0

The corresponding channel is ignored by the output trigger 0.

1

When an event occurs on the channel corresponding to this bit, generate an event on output event 0, ctitrigout[0].


Copyright © 2011-2013 ARM. All rights reserved.ARM DDI 0480F
Non-ConfidentialID100313
PDF file icon  PDF version
Home > Programmers Model > CTI register descriptions > CTI Channel to Trigger 0 Enable register