3.13.4. Trigger Counter Value register

The Trigger_counter_value register characteristics are:


Enables delaying the indication of triggers to any external connected trace capture or storage devices. This counter is only eight bits wide and is intended to be used only with the counter multipliers in the Trigger Multiplier register, 0x108. When a trigger is started, this value, in combination with the multiplier, is the number of words before the trigger is indicated. When the trigger counter reaches 0, the value written here is reloaded. Writing to this register causes the trigger counter value to reset but does not reset any values on the multiplier. Reading this register returns the preset value, not the current count.

Usage constraints

There are no usage constraints.


This register is available in all configurations.


See the register summary in Table 3.114.

Figure 3.110 shows the bit assignments.

Figure 3.110. Trigger_counter_value register bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

Table 3.118 shows the bit assignments.

Table 3.118. Trigger_counter_value register bit assignments




8-bit counter value for the number of words to be output from the formatter before a trigger is inserted. At reset the value is 0b00000000 and this value has the effect of disabling the register, that is, there is no delay.

Copyright © 2011-2013 ARM. All rights reserved.ARM DDI 0480F