3.19.1. Counter Control Register, CNTCR

The CNTCR characteristics are:

Purpose

Controls the counter increments.

Usage constraints

This register is not accessible to the read-only programming interface.

Attributes

See the register summary in Table 3.246.

Figure 3.222 shows the bit assignments.

Figure 3.222. CNTCR bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 3.247 shows the bit assignments.

Table 3.247. CNTCR bit assignments

BitsNameFunction
[31:2]UNK/SBZPReserved
[1]HDBG

Halt on Debug.

0

Do not halt on debug, HLTDBG signal into the counter has no effect.

1

Halt on debug, when HLTDBG is driven HIGH, the count value is held static.

[0]EN

Enable.

0

The counter is disabled and not incrementing.

1

The counter is enabled and is incrementing.


Copyright © 2011-2013 ARM. All rights reserved.ARM DDI 0480F
Non-ConfidentialID100313