2.2.3. APB synchronous bridge

The APB synchronous bridge enables data transfer between two synchronous clock domains.

It also provides an LPI to support power-gating with a single voltage domain.

The APB synchronous bridge has the following key features:

Figure 2.11 shows the external connections on the APB synchronous bridge.

Figure 2.11. APB synchronous bridge block diagram

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

Copyright © 2011-2013 ARM. All rights reserved.ARM DDI 0480F