2.1.4. DAPBUS synchronous bridge

The DAPBUS synchronous bridge enables data transfer between two synchronous clock domains within the DAP sub system.

It also provides an LPI to support power-gating within a single voltage domain. The AMBA-compliant LPI is optional on the DAPBUS synchronous bridge.

The DAPBUS synchronous bridge has the following key features:

Figure 2.4 shows the external connections on the DAPBUS synchronous bridge.

Figure 2.4. DAPBUS synchronous bridge block diagram

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

Copyright © 2011-2013 ARM. All rights reserved.ARM DDI 0480F