2.6.2. Embedded Trace Buffer

The ETB stores trace data in an on-chip RAM for later inspection by debug tools. The trace data buffer RAM size is configurable.

Figure 2.29 shows the external connections of the ETB. In Figure 2.29, aw is the highest order bit of the RAM address bus, and is dependent on the configured RAM size.

Figure 2.29. Embedded Trace Buffer block diagram

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Copyright © 2011-2013 ARM. All rights reserved.ARM DDI 0480F
Non-ConfidentialID100313