3.11.7. ETB Control register

The CTL register characteristics are:


Controls trace capture by the ETB.

Usage constraints

There are no usage constraints.


This register is available in all configurations.


See the register summary in Table 3.79.

Figure 3.79 shows the bit assignments.

Figure 3.79. CTL register bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

Table 3.86 shows the bit assignments.

Table 3.86. CTL register bit assignments




ETB Trace Capture Enable. This is the master enable bit that sets FtStopped to HIGH when TraceCaptEn is LOW. When capture is disabled, any remaining data in the ATB formatter is stored to RAM. When all of the data is stored, the formatter outputs FtStopped. Capture is fully disabled, or complete, when FtStopped goes HIGH. See ETB Formatter and Flush Status Register.


Disable trace capture.


Enable trace capture.

Copyright © 2011-2013 ARM. All rights reserved.ARM DDI 0480F