ARM CoreSight SoC-400 Technical Reference ManualRevision: r3p1
Home > Programmers Model > ETB register descriptions > Lock Access Register

3.11.21. Lock Access Register

The LAR characteristics are:

Purpose

Controls write access from self-hosted, on-chip accesses. The LAR does not affect the accesses that are using the external debugger interface.

Usage constraints

There are no usage constraints.

Configurations

This register is available in all configurations.

Attributes

See the register summary in Table 3.79.

Figure 3.93 shows the bit assignments.

Figure 3.93. LAR bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 3.100 shows the bit assignments.

Table 3.100. LAR bit assignments

BitsNameFunction
[31:0]KEY

Software lock key value.

0xC5ACCE55

Clear the software lock.

All other write values set the software lock.


Copyright © 2011-2013 ARM. All rights reserved.ARM DDI 0480F
Non-ConfidentialID100313
PDF file icon  PDF version
Home > Programmers Model > ETB register descriptions > Lock Access Register