3.5.3. Peripheral ID0 Register

The PIDR0 characteristics are:


Part of the set of peripheral identification registers. Contains part of the designer-specific part number.

Usage constraints

There are no usage constraints.


This register is available in all configurations.


See the register summary in Table 3.22.

Figure 3.21 shows the bit assignments.

Figure 3.21. PIDR0 bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

Table 3.25 shows the bit assignments.

Table 3.25. PIDR0 bit assignments




Bits[7:0] of the 12-bit part number of the component. The designer of the component assigns this part number.

Either targetid[23:16] from the DAP or a sub-system identifier.

Copyright © 2011-2013 ARM. All rights reserved.ARM DDI 0480F