3.5.5. Peripheral ID2 Register

The PIDR2 characteristics are:


Part of the set of peripheral identification registers. Contains part of the designer identity and the product revision.

Usage constraints

There are no usage constraints.


This register is available in all configurations.


See the register summary in Table 3.22.

Figure 3.23 shows the bit assignments.

Figure 3.23. PIDR2 bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

Table 3.27 shows the bit assignments.

Table 3.27. PIDR2 bit assignments




This reflects either the targetid[31:28] from the DAP or a sub-system identifier.


Always 1. Indicates that the JEDEC-assigned designer ID is used.


Together, PIDR1.DES_0, PIDR2.DES_1, and PIDR4.DES_2 identify the designer of the component.

Either the targetid[7:5] from the DAP, or a sub-system identifier.

Copyright © 2011-2013 ARM. All rights reserved.ARM DDI 0480F