4.7.3. AXI-AP features

Table 4.5 shows the features implemented by AXI-AP.

Table 4.5. AXI-AP features

FeatureComment
AXI4 interface support-
Auto-incrementing TAR-
Stalling accesses-
Access size8, 16, 32, or 64 bits.
EndiannessLittle-endian.
Error response-
Packed transfers-
ROM table pointer register-
Long address support-
AXI transfersWrite, read transfers.
Burst size of 1 only.
No out-of-order transactions.
No multiple outstanding accesses.
Only aligned transfers are supported.
ACE-LiteLimited set of commands to support coherency in the system.
All transactions to non-shareable memory regions.
Limited subset of transactions to shareable memory regions.
For reads only. Supports the ReadOnce transaction type.
For writes only. Supports the WriteUnique transaction type.
Barrier transactions

Copyright © 2011-2013 ARM. All rights reserved.ARM DDI 0480F
Non-ConfidentialID100313