7.5.2. Clocks and resets

The narrow timestamp asynchronous bridge uses the following clock and reset signals:

clks

Clock for the slave interface.

resetsn

Reset for the slave interface. This is asynchronously asserted and must be synchronously deasserted.

clkm

Clock for the master interface.

resetmn

Reset for the master interface. This is asynchronously asserted and must be synchronously deasserted.

Copyright © 2011-2013 ARM. All rights reserved.ARM DDI 0480F
Non-ConfidentialID100313