7.8.1. Clock and reset

The clock and reset signals of the timestamp interpolator are:

clk

Clock.

resetn

Active-LOW reset. This is asynchronously asserted and must be synchronously deasserted.

Copyright © 2011-2013 ARM. All rights reserved.ARM DDI 0480F
Non-ConfidentialID100313