A.1.5. JTAG - Access Port signals

Table A.8 shows the DAP JTAG-AP signals.

Table A.6. DAP JTAG access port signals

Name

Type

Clock domain

Description

dapclk

Input

dapclk

DAP internal clock.

dapclken

Input

dapclk

DAP clock enable.

dapresetn

Input

dapclk

DAP reset.

dapsel

Input

dapclk

DAP select.

dapenable

Input

dapclk

DAP enable.

dapwrite

Input

dapclk

DAP read or write.

dapabort

Input

dapclk

DAP abort.

dapcaddr[7:2]

Input

dapclk

DAP compressed address bus.

dapwdata[31:0]

Input

dapclk

DAP write data.

csrtck[7:0]

Input

dapclk

Returns TCK from JTAG slaves.

srstconnected[7:0]

Input

dapclk

Configure SRST support for JTAG slaves.

portconnected[7:0]

Input

dapclk

Configure which JTAG slaves are connected.

portenabled[7:0]

Input

dapclk

Indicates which JTAG slaves are enabled.

cstdo[7:0]

Input

dapclk

TDO from JTAG slaves.

dapready

Output

dapclk

DAP ready.

daprdata[31:0]

Output

dapclk

DAP read data.

nsrstout[7:0]

Output

dapclk

Sub system reset to JTAG slaves.

ncstrst[7:0]

Output

dapclk

Test reset to JTAG slaves.

cstck[7:0]

Output

dapclk

Test clock to JTAG slaves.

cstdi[7:0]

Output

dapclk

Test data input to JTAG slaves.

cstms[7:0]

Output

dapclk

Test mode select to JTAG slaves.

Copyright © 2011-2013, 2015 ARM. All rights reserved.ARM DDI 0480G
Non-ConfidentialID042315