A.1.6. AXI - Access Port signals

Table A.7 shows the DAP AXI-AP signals.

Table A.7. DAP AXI access port signals

Name

Type

Clock domain

Description

clk

Input

clk

Clock.

resetn

Input

clk

Reset.

dapcaddr[7:2]

Input

clk

DAP address bus.

dapsel

Input

clk

DAP select. Asserted when the master selects this DAP slave and requires a data transfer.

dapenable

Input

clk

The DAP enable. Indicates the second and subsequent cycles of a DAP transfer.

dapwrite

Input

clk

The DAP RW. Indicates a DAP write access when HIGH and a DAP read access when LOW.

dapwdata[31:0]

Input

clk

The DAP write data.

dapabort

Input

clk

The DAP abort. When this signal is asserted HIGH, then the DAP slave aborts the present DAP transfer and asserts in the next cycle.

dbgen

Input

clk

Debug enable for AHB transfers.

spiden

Input

clk

Secure Privileged Invasive Debug Enable. Prevents Secure transfer initiation when LOW.

awready

Input

clk

Write address ready.

wready

Input

clk

Write data ready.

bresp[1:0]

Input

clk

Write response.

bvalid

Input

clk

Write response valid.

arready

Input

clk

Read address ready.

rdata[63:0]

Input

clk

Read data.

rresp[1:0]

Input

clk

Read data response.

rlast

Input

clk

Read data last transfer indication.

rvalid

Input

clk

Read data valid.
rombaseaddrl[31:0]InputclkLeast significant 32-bit of the AXI-AP Debug Base Address Register.
rombaseaddru[31:0]InputclkMost significant 32-bit of the AXI-AP Debug Base Address Register.

daprdata[31:0]

Output

clk

The DAP read data. Carries the read data of a DAP read transfer.

dapready

Output

clk

The DAP ready. When asserted HIGH, it indicates that the slave completed the present DAP transfer and is ready for the next transfer.

dapslverr

Output

clk

The DAP slave error. Indicates that the present DAP transaction has an error.

awaddr[63:0]

Output

clk

Write address.

awlen[3:0]

Output

clk

Write burst length.

awsize[2:0]

Output

clk

Write burst size.

awburst[1:0]

Output

clk

Write burst type.

awlock

Output

clk

Write lock type.

awcache[3:0]

Output

clk

Write cache type.

awprot[2:0]

Output

clk

Write protection type.

awvalid

Output

clk

Write address valid.

wdata[63:0]

Output

clk

Write data.

wstrb[7:0]

Output

clk

Write byte-lane strobes.

wlast

Output

clk

Write data last transfer indication.

wvalid

Output

clk

Write data valid.

bready

Output

clk

Write response ready.

araddr[63:0]

Output

clk

Read address.

arlen[3:0]

Output

clk

Read burst length.

arsize[2:0]

Output

clk

Read burst size.

arburst[1:0]

Output

clk

Read burst type.

arlock

Output

clk

Read lock type.

arcache[3:0]

Output

clk

Read cache type.

arprot[2:0]

Output

clk

Read protection type.

arvalid

Output

clk

Read address valid.

rready

Output

clk

Read data ready.

awdomain[1:0]

Output

clk

Write domain.

awsnoop[2:0]

Output

clk

Write snoop request type.

awbar[1:0]

Output

clk

Write barrier type.

ardomain[1:0]

Output

clk

Write domain.

arsnoop[3:0]

Output

clk

Read snoop request type.

arbar[1:0]

Output

clk

Read barriers.

Copyright © 2011-2013, 2015 ARM. All rights reserved.ARM DDI 0480G
Non-ConfidentialID042315