11.1.1. Clock and reset

This component has a single clock domain, clk, that the debug APB clock drives, and a single asynchronous active-LOW reset input, resetn.

Copyright © 2011-2013, 2015 ARM. All rights reserved.ARM DDI 0480G
Non-ConfidentialID042315