6.5. ATB asynchronous bridge

The ATB asynchronous bridge permits data transfer between two asynchronous clock domains. The ATB asynchronous bridge is designed to exist across two power domains, and provides an LPI to bring the bridge into a safe state before removing power from one power domain.

Copyright © 2011-2013, 2015 ARM. All rights reserved.ARM DDI 0480G