ARM CoreSight SoC-400 Technical Reference ManualRevision: r3p2
Home > Programmers Model > TPIU register descriptions > Peripheral ID4 Register

3.13.28. Peripheral ID4 Register

The PIDR4 characteristics are:

Purpose

Part of the set of peripheral identification registers. Contains part of the designer identity and the memory size.

Usage constraints

There are no usage constraints.

Configurations

This register is available in all configurations.

Attributes

See the register summary in Table 3.114.

Figure 3.134 shows the bit assignments.

Figure 3.134. PIDR4 bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 3.142 shows the bit assignments.

Table 3.142. PIDR4 bit assignments

BitsNameFunction
[31:8]Reserved

-

[7:4]SIZE

Always 0b0000. Indicates that the device only occupies 4KB of memory.

[3:0]DES_2

Together, PIDR1.DES_0, PIDR2.DES_1, and PIDR4.DES_2 identify the designer of the component.

0b0100

JEDEC continuation code.


Copyright © 2011-2013, 2015 ARM. All rights reserved.ARM DDI 0480G
Non-ConfidentialID042315
PDF file icon  PDF version
Home > Programmers Model > TPIU register descriptions > Peripheral ID4 Register