ARM CoreSight SoC-400 Technical Reference Manual: 3.13.8. TPIU Test Pattern Repeat Counter Register

The TPRCR characteristics are:

Purpose: An 8-bit counter start value that is decremented. A write sets the initial counter value and a read returns the programmed value. On reset this value is set to 0.
Usage constraints: There are no usage constraints.
Configurations: This register is available in all configurations.
Attributes: See the register summary in Table 3.114.

Figure 3.114 shows the bit assignments.

Figure 3.114. TPRCR bit assignments

Table 3.122 shows the bit assignments.

Table 3.122. TPRCR bit assignments

Bits	Name	Function
[31:8]	Reserved	-
[7:0]	PATTCOUNT	8-bit counter value to indicate the number of traceclkin cycles for which a pattern runs before it switches to the next pattern. The default value is 0.

Bits

Name

Function

[31:8]

Reserved

[7:0]

PATTCOUNT

8-bit counter value to indicate the number of traceclkin cycles for which a pattern runs before it switches to the next pattern.

The default value is 0.

Copyright © 2011-2013, 2015 ARM. All rights reserved.	ARM DDI 0480G
Non-Confidential	ID042315
PDF version