3.2. Granular Power Requester register summary

Table 3.1 shows the GPR registers in offset order from the base memory address.

Table 3.1. cxgpr register summary

Offset

Name

Type

Reset

Description

0x000

CPWRUPREQ

RW

0x00000000

Debug Power Request register

0x004

CPWRUPACK

RO

0x00000000

Debug Power Acknowledge register

0xF00

ITCTRL

RO

0x00000000

Integration Mode Control register

0xFA0

CLAIMSET

RW

0x0000000F

Claim Tag Set register

0xFA4

CLAIMCLR

RW

0x00000000

Claim Tag Clear register

0xFB0

LAR

WO

0x00000000

Lock Access Register

0xFB4

LSR

RO

0x00000003

Lock Status Register

0xFB8

AUTHSTATUS

RO

0x00000000

Authentication Status register

0xFBC

DEVARCH

RO

0x00000000

Device Architecture register

0xFC8

DEVID

RO

0x00000001

Device Configuration register

0xFCC

DEVTYPE

RO

0x00000034

Device Type Identifier register

0xFD0

PIDR4

RO

0x00000004

Peripheral ID4 Register

0xFD4

-

-

Reserved

0xFD8

-

-

Reserved

0xFDC

-

-

Reserved

0xFE0

PIDR0

RO

0x000000A4

Peripheral ID0 Register

0xFE4

PIDR1

RO

0x000000B9

Peripheral ID1 Register

0xFE8

PIDR2

RO

0x0000000B

Peripheral ID2 Register

0xFEC

PIDR3

RO

0x00000000

Peripheral ID3 Register

0xFF0

CIDR0

RO

0x0000000D

Component ID0 Register

0xFF4

CIDR1

RO

0x00000090

Component ID1 Register

0xFF8

CIDR2

RO

0x00000005

Component ID2 Register

0xFFC

CIDR3

RO

0x000000B1

Component ID3 Register


Copyright © 2011-2013, 2015 ARM. All rights reserved.ARM DDI 0480G
Non-ConfidentialID042315