3.13.15. Integration Test Trigger In and Flush In register

The ITTRFLIN register characteristics are:

Purpose

Contains the values of the flushin and trigin inputs to the TPIU.

Usage constraints

There are no usage constraints.

Configurations

This register is available in all configurations.

Attributes

See the register summary in Table 3.114.

Figure 3.121 shows the bit assignments.

Figure 3.121. ITTRFLIN register bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 3.129 shows the bit assignments.

Table 3.129. ITTRFLIN register bit assignments

BitsNameFunction
[31:2]Reserved

-

[1]FLUSHIN

Reads the value of flushin.

0

flushin is LOW.

1

flushin is HIGH.

[0]TRIGIN

Reads the value of trigin.

0

trigin is LOW.

1

trigin is HIGH.


Copyright © 2011-2013, 2015 ARM. All rights reserved.ARM DDI 0480G
Non-ConfidentialID042315