3.15.34. Integration Test Channel Input register

The ITCHIN register characteristics are:


Reads the values of the ctichin inputs.

Usage constraints

There are no usage constraints.


This register is available in all configurations.


See the register summary in Table 3.151.

Figure 3.176 shows the bit assignments.

Figure 3.176. ITCHIN register bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

Table 3.185 shows the bit assignments.

Table 3.185. ITCHIN register bit assignments




Reads the value of the ctichin inputs.

Copyright © 2011-2013, 2015 ARM. All rights reserved.ARM DDI 0480G