3.15.27. External Multiplexer Control register

The ASICCTL register characteristics are:


Implementation defined ASIC control. The value written to the register is output on asicctl[7:0].

Usage constraints

There are no usage constraints.


This register is available in all configurations.


See the register summary in Table 3.151.

Figure 3.169 shows the bit assignments.

Figure 3.169. ASICCTL register bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

Table 3.178 shows the bit assignments.

Table 3.178. ASICCTL register bit assignments




When external multiplexing is implemented for trigger signals, then the number of multiplexed signals on each trigger must be shown in the Device ID Register. This is done using a Verilog define EXTMUXNUM.

Copyright © 2011-2013, 2015 ARM. All rights reserved.ARM DDI 0480G