3.13.14. Integration Test Trigger In and Flush In Acknowledge register

The ITTRFLINACK register characteristics are:

Purpose

Enables control of the triginack and flushinack outputs from the TPIU.

Usage constraints

There are no usage constraints.

Configurations

This register is available in all configurations.

Attributes

See the register summary in Table 3.114.

Figure 3.120 shows the bit assignments.

Figure 3.120. ITTRFLINACK register bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 3.128 shows the bit assignments.

Table 3.128. ITTRFLINACK register bit assignments

BitsNameFunction
[31:2]Reserved

-

[1]FLUSHINACK

Sets the value of flushinack.

0

Sets the value of flushinack to 0.

1

Sets the value of flushinack to 1.

[0]TRIGINACK

Sets the value of triginack.

0

Sets the value of triginack to 0.

1

Sets the value of triginack to 1.


Copyright © 2011-2013, 2015 ARM. All rights reserved.ARM DDI 0480G
Non-ConfidentialID042315