5.1.1. Clock and reset

This component has a single clock domain, clk, driven by the debug APB clock. The master and slave interfaces operate on the same clock, clk.

This component has a single reset input, resetn, that is an asynchronous active-LOW reset input.

Copyright © 2011-2013, 2015 ARM. All rights reserved.ARM DDI 0480G
Non-ConfidentialID042315