2.3.6. ATB synchronous bridge

The ATB synchronous bridge enables data transfer between two synchronous clock domains. It also provides an LPI to support power-gating with a single voltage domain.

The ATB synchronous bridge has the following key features:

The following parameter affects the signals of the ATB synchronous bridge:

ATB_DATA_WIDTH, which has a value of 8, 16, 32, 64 or 128. See dw in Figure 2.17 where dw = ATB_DATA_WIDTH-1.

Figure 2.17 shows the external connections to the ATB synchronous bridge.

Figure 2.17. ATB synchronous bridge block diagram

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


In Figure 2.17, bw is generated automatically from the parameter ATB_DATA_WIDTH.

Copyright © 2011-2013, 2015 ARM. All rights reserved.ARM DDI 0480G