2.1.3. DAPBUS asynchronous bridge

The DAPBUS asynchronous bridge enables data transfer between two asynchronous clock domains within the DAP sub system. The DAPBUS asynchronous bridge is designed to exist across two power domains and provides a Low-power Interface (LPI).

The DAPBUS asynchronous bridge has the following key features:

Figure 2.3 shows the external connections on the DAPBUS asynchronous bridge.

Figure 2.3. DAPBUS asynchronous bridge block diagram

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

Copyright © 2011-2013, 2015 ARM. All rights reserved.ARM DDI 0480G