A library of configurable CoreSight components, written in Verilog. Scripts to render configured instances of the CoreSight components based on your parameter choices.

An optional flow to graphically configure, integrate, and stitch the supplied components and ARM processors using AMBA Designer and supplied IP-XACT component views.

Support for the System Trace Macrocell (STM) and Trace Memory Controller (TMC), which are licensed separately.