3.5.1. ROM Table Entry

The ROM_ENTRY_n register characteristics are:

Purpose

Returns the value of ROM_ENTRY_n, where n is 0-63.

Usage constraints

There are no usage constraints.

Configurations

The content of this register is determined by the configuration parameters when the rtl is generated..

Attributes

See the register summary in Table 3.22.

Figure 3.19 shows the bit assignments.

Figure 3.19. ROM_ENTRY_n register bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 3.23 shows the bit assignments.

Table 3.23. ROM_ENTRY_n register bit assignments

BitsNameFunction
[31:12]BASE_ADDR

Base address for master interface 0. Bit[31] is always 0.

[11:9]Reserved

-

[8:4]POWER_DOMAIN_ID

Indicates the power domain ID of the component. This field is only valid when bit[2] is 0b1. Otherwise this field is 0b1.

Up to 32 power domains are supported using the values 0x00-0x1F.

[3]Reserved

-

[2]POWER_DOMAIN_ID_VALID

Indicates whether there is a power domain ID specified in the ROM Table entry.

0

Indicates that the POWER_DOMAIN_ID field of this register is not valid.

1

Indicates that the POWER_DOMAIN_ID field of this register is valid.

[1]FORMAT

Indicates the ROM table entry format, for example, 32-bit or other formats.

1

ROM table entry is of 32-bit format.

[0]ENTRY_PRESENT

Indicates whether there is a valid ROM entry at this location.

0

Valid ROM table entry not present at this address location.

1

Valid ROM table entry present at this address location.


Copyright © 2011-2013, 2015 ARM. All rights reserved.ARM DDI 0480G
Non-ConfidentialID042315