A.1.7. AHB - Access Port signals

Table A.8 shows the DAP AHB-AP signals.

Table A.8. DAP AHB access port signals

Signal

Type

Clock domain

Description

dapabort

Input

dapclk

DAP abort.

dapcaddr[7:2]

Input

dapclk

DAP compressed address bus.

dapclk

Input

dapclk

DAP clock.

dapclken

Input

dapclkDAP clock enable.

dapenable

Input

dapclk

DAP enable.

dapresetn

Input

dapclk

DAP reset.

dapsel

Input

dapclk

DAP select.

dapwdata[31:0]

Input

dapclk

DAP write data bus.

dapwrite

Input

dapclk

DAP write or read.

dbgen

Input

dapclk

Debug enable for AHB transfers.

hrdatam

Input

dapclk

AHB read data bus.

hreadym

Input

dapclkAHB slave ready.

hrespm

Input

dapclkAHB slave response.

spiden

Input

dapclkSecure Privileged Invasive Debug Enable. Prevents Secure transfer initiation when LOW.
rombaseaddr[31:0]InputdapclkStatic port to define the AHB ROM table base address.

daprdata[31:0]

Output

dapclkDAP read data bus.

dapready

Output

dapclkDAP ready.

dapslverr

Output

dapclkDAP slave error.

haddrm[31:0]

Output

dapclkAHB address bus.

hbstrbm[3:0]

Output

dapclkAHB byte lane strobe.

hburstm[2:0]

Output

dapclkAHB burst type.

hlockm

Output

dapclkAHB lock transfer.

hprotm[6:0]

Output

dapclkAHB protection type.

hsizem[2:0]

Output

dapclkAHB transfer size.

htransm[1:0]

Output

dapclkAHB transfer type.

hwdatam[31:0]

Output

dapclkAHB write data bus.

hwritem

Output

dapclkAHB write or read.

Copyright © 2011-2013, 2015 ARM. All rights reserved.ARM DDI 0480G
Non-ConfidentialID042315