6.5.2. Clocks and resets

The ATB asynchronous bridge uses the following clock and reset signals:

clks

Clock for the slave interface.

resetsn

Active-LOW reset for the slave interface. This is asynchronously asserted and must be synchronously deasserted.

clkens

Clock enable for the slave interface.

clkm

Clock for the master interface.

resetmn

Active-LOW reset for the master interface. This is asynchronously asserted and must be synchronously deasserted.

clkenm

Clock enable for the master interface.

Copyright © 2011-2013, 2015 ARM. All rights reserved.ARM DDI 0480G
Non-ConfidentialID042315