7.3.1. Clock and reset

The clock and reset signals of the timestamp encoder are:

tsclk

Clock.

tsresetn

Active-LOW reset. This is asynchronously asserted and must be synchronously deasserted.

Copyright © 2011-2013, 2015 ARM. All rights reserved.ARM DDI 0480G
Non-ConfidentialID042315