2.2.4. Execution Trace Interface

The processor optionally implements an interface for the Micro Trace Buffer execution trace component. See the CoreSight MTB-M0+ Technical Reference Manual for more information.

Copyright © 2012 ARM. All rights reserved.ARM DDI 0484C
Non-ConfidentialID011713