A.8.2. Asynchronous error signals

Table A.8 shows the asynchronous error signals.

Table A.8. Asynchronous error signals

SignalTypeDescription
nEXTERRIRQOutput

Error indicator for an AXI or CHI write transaction with a write response error condition.

Writing 0 to bit[29] of the L2ECTLR clears the error indicator, see L2 Extended Control Register, EL1 for more information.

nINTERRIRQOutput

Error indicator for an L2 RAM double-bit ECC error.

Writing 0 to bit[30] of the L2ECTLR clears the error indicator, see L2 Extended Control Register, EL1 for more information.


Copyright © 2013, 2014 ARM. All rights reserved.ARM DDI 0488D
Non-ConfidentialID012914