1.2.3. CHI architecture

The multiprocessor complies with the CHI architecture if the memory interface implements a CHI bus interface.

Copyright © 2013, 2014 ARM. All rights reserved.ARM DDI 0488D
Non-ConfidentialID012914