A.8.1. Configuration signals

Table A.7 shows the configuration signals that are common to the ACE and CHI interfaces.

Table A.7. ACE or CHI configuration inputs

SignalTypeDescription
BROADCASTINNERInput

Enable broadcasting of Inner Shareable transactions:

0

Inner Shareable transactions are not broadcasted externally.

1

Inner Shareable transactions are broadcasted externally.

If BROADCASTINNER is tied HIGH, BROADCASTOUTER must also be tied HIGH.

This signal is only sampled during powerup reset of the processor. See Interface modes for more information.

BROADCASTOUTERInput

Enable broadcasting of Outer Shareable transactions:

0

Outer Shareable transactions are not broadcasted externally.

1

Outer Shareable transactions are broadcasted externally.

This signal is only sampled during powerup reset of the processor. See Interface modes for more information.

BROADCASTCACHEMAINTInput

Enable broadcasting of cache maintenance operations to downstream caches:

0

Cache maintenance operations are not broadcasted to downstream caches.

1

Cache maintenance operations are broadcasted to downstream caches.

This signal is only sampled during powerup reset of the processor. See Interface modes for more information.

SYSBARDISABLEInput

Disable broadcasting of barriers on the system bus:

0

Barriers are broadcast on the system bus.

1

Barriers are not broadcast on the system bus.

For AXI3 compatibility in ACE interface configurations, SYSBARDISABLE must be tied HIGH and the following signals LOW:

  • BROADCASTCACHEMAINT.

  • BROADCASTINNER.

  • BROADCASTOUTER.

This signal is only sampled during powerup reset of the processor. See Interface modes for more information.


Copyright © 2013, 2014 ARM. All rights reserved.ARM DDI 0488D
Non-ConfidentialID012914