12.2. Trigger inputs and outputs

This section describes the trigger inputs and outputs that are available to the CTI.

Table 12.1 shows the CTI inputs.

Table 12.1. Trigger inputs

CTI inputNameDescription
0DBGTRIGGER, pulsed

Pulsed on entry to Debug state

1PMUIRQ[a]

PMU generated interrupt

2-

-

3--
4EXTOUT[0]

ETM external output

5EXTOUT[1]

ETM external output

6EXTOUT[2]

ETM external output

7EXTOUT[3]

ETM external output

[a] This signal is the same as nPMUIRQ with inverted polarity.


Table 12.2 shows the CTI outputs.

Table 12.2. Trigger outputs

CTI outputNameDescription
0EDBGRQ

Causes the processor to enter Debug state

1DBGRESTARTCauses the processor to exit Debug state
2CTIIRQ

CTI interrupt

3--
4EXTIN[0]

ETM external input

5EXTIN[1]

ETM external input

6EXTIN[2]

ETM external input

7EXTIN[3]

ETM external input


Copyright © 2013, 2014 ARM. All rights reserved.ARM DDI 0488D
Non-ConfidentialID012914