A.14. Cross trigger channel interface

Table A.38 shows the cross trigger channel interface signals.

Table A.38. Cross trigger channel interface signals

SignalTypeDescription
CIHSBYPASS[3:0]Input

Cross trigger channel interface handshake bypass.

CISBYPASSInput

Cross trigger channel interface sync bypass.

CTICHIN[3:0]Input

Cross trigger channel input. Each bit represents a valid channel input:

0

Channel input inactive.

1

Channel input active.

CTICHINACK[3:0]Output

Cross trigger channel input acknowledge.

CTICHOUT[3:0]Output

Cross trigger channel output. Each bit represents a valid channel output:

0

Channel output inactive.

1

Channel output active.

CTICHOUTACK[3:0]Input

Cross trigger channel output acknowledge.

CTIIRQ[N:0]Output

Active-HIGH cross trigger interrupt output:

0

Interrupt not active.

1

Interrupt active.

CTIIRQACK[N:0]InputCross trigger interrupt acknowledge.

Copyright © 2013, 2014 ARM. All rights reserved.ARM DDI 0488D
Non-ConfidentialID012914