A.13.1. ATB interface

Table A.36 shows the signals of the ATB interface.

Table A.36. ATB interface signals

SignalTypeDescription
ATCLKENInputATB clock enable
ATREADYMxInput

ATB device ready:

0

Not ready.

1

Ready.

AFVALIDMxInput

FIFO flush request.

ATDATAMx[31:0]Output

ATB data bus.

ATVALIDMxOutput

ATB valid data:

0

No valid data.

1

Valid data.

ATBYTESMx[1:0]Output

CoreSight ATB device data size:

0b00

1 byte.

0b01

2 byte.

0b10

3 byte.

0b11

4 byte.

AFREADYMxOutput

FIFO flush acknowledge:

0

FIFO flush not complete.

1

FIFO flush complete.

ATIDMx[6:0]Output

ATB trace source identification.

SYNCREQMxInput

Synchronization request.

The input must be driven HIGH for one ATCLK cycle.


Copyright © 2013, 2014 ARM. All rights reserved.ARM DDI 0488D
Non-ConfidentialID012914