4.5.4. Virtualization Multiprocessor ID Register

The VMPIDR characteristics are:


Holds the value of the Virtualization Multiprocessor ID. This is the value returned by Non-secure EL1 reads of MPIDR. See Multiprocessor Affinity Register.

Usage constraints

The accessibility to the VMPIDR in AArch32 state by Exception level is:


The VMPIDR is:


See the register summary in Table 4.82.

Figure 4.81 shows the VMPIDR bit assignments.

Figure 4.81. VMPIDR bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

Table 4.115 shows the VMPIDR bit assignments.

Table 4.115. VMPIDR bit assignments


MPIDR value returned by Non-secure EL1 reads of the MPIDR. For information on the subdivision of this value, see Multiprocessor Affinity Register.

To access the VMPIDR, read or write the CP15 register with:

MRC p15, 4, <Rt>, c0, c0, 5; Read Virtualization Multiprocessor ID Register
MCR p15, 4, <Rt>, c0, c0, 5; Write Virtualization Multiprocessor ID Register
Copyright © 2013, 2014 ARM. All rights reserved.ARM DDI 0488D