A.10.1. Clock and configuration signals

Table A.17 shows the clock and configuration signals for the ACE interface.

Table A.17. Clock and configuration signals

SignalTypeDescription
ACLKENMInput

AXI master bus clock enable. See Clocking and resets for more information.

ACINACTMInput

Snoop interface is inactive.

When this signal is HIGH, the snoop address channel stops accepting requests by deasserting ACREADYM. Snoop requests that were accepted before deasserting ACREADYM are serviced.


Copyright © 2013, 2014 ARM. All rights reserved.ARM DDI 0488D
Non-ConfidentialID012914