B.2.30. External debug write to register that is being reset

The processor implements the preferred behavior, that is:

Copyright © 2013, 2014 ARM. All rights reserved.ARM DDI 0488D
Non-ConfidentialID012914