B.2.26. Exiting Debug state while instruction issued through EDITR is in flight

The processor implements:

Copyright © 2013, 2014 ARM. All rights reserved.ARM DDI 0488D
Non-ConfidentialID012914