10.10. External debug interface

The system can access memory-mapped debug registers through the APB interface. The APB interface is compliant with the AMBA 3 APB interface.

Figure 10.23 shows the debug interface implemented in the Cortex-A57 MPCore multiprocessor. For more information on these signals, see the ARM® CoreSight™ Architecture Specification.

Figure 10.23. External debug interface, including APBv3 slave port

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


This section describes external debug interface in:

Copyright © 2013, 2014 ARM. All rights reserved.ARM DDI 0488D
Non-ConfidentialID012914