11.7. Memory-mapped register descriptions

This section describes the Cortex-A57 MPCore multiprocessor PMU registers accessible through the memory-mapped and debug interfaces. Table 11.7 provides cross-references to individual registers.

Copyright © 2013, 2014 ARM. All rights reserved.ARM DDI 0488D
Non-ConfidentialID012914