11.6. Memory-mapped register summary

Table 11.7 shows the PMU registers that are accessible through the internal memory-mapped interface and the external debug interface.

Table 11.7. Memory-mapped PMU register summary

OffsetNameTypeWidthDescription
0x000PMEVCNTR0_EL0RW32-bitPerformance Monitors Event Count Register 0 [a]
0x004---Reserved
0x008PMEVCNTR1_EL0RW32-bitPerformance Monitors Event Count Register 1 [a]
0x00C---Reserved
0x010PMEVCNTR2_EL0RW32-bitPerformance Monitors Event Count Register 2 [a]
0x014---Reserved
0x018PMEVCNTR3_EL0RW32-bitPerformance Monitors Event Count Register 3 [a]
0x01C---Reserved
0x020PMEVCNTR4_EL0RW32-bitPerformance Monitors Event Count Register 4 [a]
0x024---Reserved
0x028PMEVCNTR5_EL0RW32-bitPerformance Monitors Event Count Register 5 [a]
0x02C-0x0F4---Reserved
0x0F8PMCCNTR_EL0[31:0]RW32-bitPerformance Monitors Cycle Count Register [a]
0x0FCPMCCNTR_EL0[63:32]RW32-bit
0x100-0x3FC- -Reserved
0x400PMEVTYPER0_EL0RW32-bitPerformance Monitors Event Type Register [a]
0x404PMEVTYPER1_EL0
0x408PMEVTYPER2_EL0
0x40CPMEVTYPER3_EL0
0x410PMEVTYPER4_EL0
0x414PMEVTYPER5_EL0
0x418-0x478---Reserved
0x47CPMCCFILTR_EL0RW32-bitPerformance Monitors Cycle Count Filter Register [a]
0x480-0x5FC---Reserved
0x600PMPCSR[31:0]RO32-bitPerformance Monitors Program Counter Sample Register
0x604PMPCSR[63:32]
0x608PMCIDSRRO32-bitPerformance Monitors Context ID Sample Register
0x60CPMVIDSRRO32-bitPerformance Monitors Virtual Context Sample Register
0x610PMSSRRO32-bitPerformance Monitors Snapshot Status Register
0x614PMOVSSRRO32-bitPerformance Monitors Overflow Status Snapshot Register
0x618PMCCNTSR[31:0]RO32-bitPerformance Monitors Cycle Counter Snapshot Register
0x61CPMCCNTSR[63:32]RO32-bit
0x620PMEVCNTSR0RO32-bitPerformance Monitors Event Counters Snapshot Registers
0x624PMEVCNTSR1
0x628PMEVCNTSR2
0x62CPMEVCNTSR3
0x630PMEVCNTSR4
0x634PMEVCNTSR5
0x638-0x6EC---Reserved
0x6F0PMSCRWO32-bitPerformance Monitors Snapshot Control Register
0x6F4PMSRRRW32-bitPerformance Monitors Snapshot Reset Register
0x6F8-0xBFC---Reserved
0xC00PMCNTENSET_EL0RW32-bitPerformance Monitors Count Enable Set Register [a]
0xC04-0xC1C---Reserved
0xC20PMCNTENCLR_EL0RW32-bitPerformance Monitors Count Enable Clear Register [a]
0xC24-0xC3C---Reserved
0xC40PMINTENSET_EL1RW32-bitPerformance Monitors Interrupt Enable Set Register [a]
0xC44-0xC5C---Reserved
0xC60PMINTENCLR_EL1RW32-bitPerformance Monitors Interrupt Enable Clear Register [a]
0xC64-0xC7C---Reserved
0xC80PMOVSCLR_EL0RW32-bitPerformance Monitors Overflow Flag Status Register [a]
0xC84-0xC9C---Reserved
0xCA0PMSWINC_EL0WO32-bitPerformance Monitors Software Increment Register [a]
0xCA4-0xCBC---Reserved
0xCC0PMOVSSET_EL0RW32-bitPerformance Monitors Overflow Flag Status Set Register [a]
0xCC4-0xDFC---Reserved
0xE00PMCFGRRO32-bitPerformance Monitors Configuration Register
0xE04PMCR_EL0RW32-bitPerformance Monitors Control Register, EL0
0xE08-0xE1C---Reserved
0xE20PMCEID0_EL0RO32-bitPerformance Monitors Common Event Identification Register 0, EL0
0xE24PMCEID1_EL0RO32-bitPerformance Monitors Common Event Identification Register 1 [a]
0xE28-0xFA4---Reserved
0xFA8PMDEVAFF0RO32-bitPerformance Monitors Device Affinity Register 0, see Multiprocessor Affinity Register, EL1
0xFACPMDEVAFF1RO32-bitPerformance Monitors Device Affinity Register 1, res0.
0xFB0PMLARWO32-bitPerformance Monitors Lock Access Register [a]
0xFB4PMLSRRO32-bitPerformance Monitors Lock Status Register [a]
0xFB8PMAUTHSTATUSRO32-bitPerformance Monitors Authentication Status Register [a]
0xFBCPMDEVARCH 32-bitPerformance Monitors Device Architecture Register [a]
0xFC0-0xFC8---Reserved
0xFCCPMDEVTYPERO32-bitPerformance Monitors Device Type Register [a]
0xFD0PMPIDR4RO32-bitPMU Peripheral Identification Register 4
0xFD4PMPIDR5RO32-bitPMU Peripheral Identification Register 5-7
0xFD8PMPIDR6
0xFDCPMPIDR7
0xFE0PMPIDR0RO32-bitPMU Peripheral Identification Register 0
0xFE4PMPIDR1RO32-bitPMU Peripheral Identification Register 1
0xFE8PMPIDR2RO32-bitPMU Peripheral Identification Register 2
0xFECPMPIDR3RO32-bitPMU Peripheral Identification Register 3
0xFF0PMCIDR0RO32-bitPMU Component Identification Register 0
0xFF4PMCIDR1RO32-bitPMU Component Identification Register 1
0xFF8PMCIDR2RO32-bitPMU Component Identification Register 2
0xFFCPMCIDR3RO32-bitPMU Component Identification Register 3

[a] See the ARM® Architecture Reference Manual ARMv8 for more information.


Copyright © 2013, 2014 ARM. All rights reserved.ARM DDI 0488D
Non-ConfidentialID012914