13.7.7. Trace ID Register

The TRCTRACEIDR characteristics are:


Sets the trace ID for instruction trace.

Usage constraints

Only accepts writes when the trace unit is disabled.


Available in all configurations.

The TRACEID field width is set by TRCIDR5.TRACEIDSIZE. See Trace ID Register 5.


A 32-bit RW trace register.

See the register summary in Table 13.3.

Figure 13.8 shows the TRCTRACEIDR bit assignments.

Figure 13.8. TRCTRACEIDR bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

Table 13.10 shows the TRCTRACEIDR bit assignments.

Table 13.10. TRCTRACEIDR bit assignments

[31:7]-Reserved, res0.

Trace ID field. Sets the trace ID value for instruction trace. The width of this field is 7 bits.

The TRCTRACEIDR can be accessed through the internal memory-mapped interface and the external debug interface, offset 0x040.

Copyright © 2013, 2014 ARM. All rights reserved.ARM DDI 0488D