13.7.9. External Input Select Register

The TRCEXTINSELR characteristics are:

Purpose

Use this to set, or read, which external inputs are resources to the trace unit.

Usage constraints

Only accepts writes when the trace unit is disabled.

Configurations

The TRCIDR5.NUMEXTINSEL field controls how many input select resources are supported.

The TRCIDR5.NUMEXTIN field controls how many inputs, from a maximum of 256, are supported.

Attributes

A 32-bit RW trace register.

See the register summary in Table 13.3.

Figure 13.10 shows the TRCEXTINSELR bit assignments.

Figure 13.10. TRCEXTINSELR bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 13.12 shows the TRCEXTINSELR bit assignments.

Table 13.12. TRCEXTINSELR bit assignments

BitsNameFunction
[31:24]SEL3A binary value that selects which external input is a resource for the trace unit. Bit[31] is reserved, res0.
[23:16]SEL2A binary value that selects which external input is a resource for the trace unit. Bit[23] is reserved, res0.
[15:8]SEL1A binary value that selects which external input is a resource for the trace unit. Bit[15] is reserved, res0.
[7:0]SEL0A binary value that selects which external input is a resource for the trace unit. Bit[7] is reserved, res0.

The TRCEXTINSELR can be accessed through the internal memory-mapped interface and the external debug interface, offset 0x120.

Copyright © 2013, 2014 ARM. All rights reserved.ARM DDI 0488D
Non-ConfidentialID012914