13.7.23. Resource Selection Control Registers

The TRCRSCTLRn characteristics are:

Purpose

Controls the selection of the resources in the trace unit.

Note

The range of n for TRCRSCTLRn is 2 to 15.

Usage constraints
  • Only accepts writes when the trace unit is disabled.

  • If software selects an non-implemented resource then constrained unpredictable behavior of the resource selector occurs. The resource selector might activate unexpectedly or might not activate. Reads of the TRCRSCTLRn might return unknown.

Configurations

Resource selectors are implemented in pairs and there are eight pairs of TRCRSCTLR registers implemented, set by TRCIDR4.NUMRSPAIR. Each odd numbered resource selector is part of a pair with the even numbered resource selector that is numbered as one less than it. For example, resource selectors 2 and 3 form a pair.

Resource selector pair 0 is always implemented and is reserved. Resource selector zero always returns FALSE, and resource selector one always returns TRUE.

Attributes

A 32-bit RW trace register.

See the register summary in Table 13.3.

Figure 13.24 shows the TRCRSCTLRn bit assignments.

Figure 13.24. TRCSCTLRn bit assignments

To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


Table 13.26 shows the TRCRSCTLRn bit assignments.

Table 13.26. TRCSCTLRn bit assignments

BitsNameFunction
[31:22]-

Reserved, res0.

[21]PAIRINV

Controls whether the combined result from a resource pair is inverted when n is 2, 4, 6, 8, 10, 12, or 14. The possible values are:

0

The combined result is not inverted.

1

The combined result is inverted.

PAIRINV is res0 when n is 3, 5, 7, 9, 11, 13, or 15.

[20]INV

Controls whether the resource, that GROUP and SELECT selects, is inverted. The possible values are:

0

The selected resource is not inverted.

1

The selected resource is inverted.

[19]-

Reserved, res0.

[18:16]Group

Selects a group of resources. See the ARM® Embedded Trace Macrocell Architecture Specification, ETMv4 for more information.

[15:8]-

Reserved, res0.

[7:0]Select

Selects one or more resources from the group that the GROUP field selects. Each bit represents a resource from the selected group. See the ARM® Embedded Trace Macrocell Architecture Specification, ETMv4 for more information.


The TRCRSCTLRn can be accessed through the internal memory-mapped interface and the external debug interface, offset 0x208-023C.

Copyright © 2013, 2014 ARM. All rights reserved.ARM DDI 0488D
Non-ConfidentialID012914